毕业设计论文 外文文献翻译 中英文对照 自动化相关 可编程逻辑控件(CPLD/FPGA).docx
- 文档编号:42372
- 上传时间:2022-10-01
- 格式:DOCX
- 页数:10
- 大小:19.45KB
毕业设计论文 外文文献翻译 中英文对照 自动化相关 可编程逻辑控件(CPLD/FPGA).docx
《毕业设计论文 外文文献翻译 中英文对照 自动化相关 可编程逻辑控件(CPLD/FPGA).docx》由会员分享,可在线阅读,更多相关《毕业设计论文 外文文献翻译 中英文对照 自动化相关 可编程逻辑控件(CPLD/FPGA).docx(10页珍藏版)》请在冰豆网上搜索。
ProgrammableLogicControl(CPLD/FPGA)
Inourdesign,weselectedCPLD/FPGA,ascomparedwiththetraditionalMCUhasmanyadvantages,mainlyinthefollowingareas:
①advancedprogrammingveryeasy.CPLD/FPGAproducts,partofthedaisychainin-systemprogrammingmode.Thisadvancedmethodofprogramminghasbecometheworld'sdevelopmenttrendofvarioustypesofprogrammabledevices.Becauseitobviatestheexpensive
andinconvenientoperationdedicatedprogrammer,justneedtodownloadaverysimpleprogrammingcircuitandaPC,printercommunicationcableontheline.Itisnotprogrammedpressure,theTTLlevellinecanbeprogrammedatanytime,andtheso-calledmulti-chipdaisychainserialprogramming.Itsprogrammingupto1milliontimes,suchasLattice'sislesandAMD'sMACHfamily.Inaddition,programmingcaneasilyachieveinfrared,ultrasonicorradioprogrammingprogrammer,orthroughthetelephonelineremoteonlineprogramming.Thesefeaturesareincommunicationdevicesandmilitaryspecialpurposedevices.
②highspeed.CPLD/FPGAclockdelayofuptonslevel,combinedwiththeparallelwork,intheultrahigh-speedreal-timemonitoringandcontrolapplicationsandhasaverybroadapplicationprospects.IfyouusetheFLEX10K50ALTERAdevelopmentnetworkimagethrough
USBinterface,real-timeencryption/decryptionASICsystem,carriedoutinFLEX10K50upto56-bitparallelbinaryarithmetic,eachencryption/decryptioncycleofonlya fewμs,andtheMCUtakesnearly1minute.AnotherexampleisinthemoldmanufacturingEDMprocessing,motorcontrol,theeffectiveoperationoftheprocessingpartsfromonlyafewμs,whichisrequiredforthecontrolofsensitiveandhigh-speedcircuitfeedingservice,notashortcircuitorarcingislessthanthebreakdown.Obviously,thiswork,MCUisdifficulttodirectlyparticipate.IfdirectfeedingbyispLSI1032servicecontrol,feedingontheclosed-loopmotorspeedservice,theuseofsamplingispLSIdirectcontroloftheAD1674,8-bitaccuracyusingamaximumspeedof8μs/each,inordertoachieveagoodclosed-loopspeedcontrolofsynchronousand.
③highreliability.Inhighreliabilityapplications,MCU’sshortcomingsasaCPLD/FPGAapplicationleftalotofuseless.AlthoughthefunctionofthisgroupdevelopedthedeviceisachievedthroughtheEDAsoftware.Butthephysicalmechanismlikea74LS164aspurelya
hardwarecircuitisveryreliable.Throughtherationaldesignofmostapplications,noneedto
considerthecomplexresetandinitialization.Designusingasimplestatementjustidleinitial
word文档可自由复制编辑
entryintothesame,wecaneffectivelypreventanypossible"death"phenomenon.Becauseitisworkinginparallel,itcanbeusedaseitherinputpininterruptmonitoringissimilartopinMCU,andthereactionrateisonlysatisfiedwonderfulclass.CPLD/FPGA,highreliabilityisalsoreflectedinalmosttheentiresystemcanbedownloadedonthesamechip,thusgreatlyreducingthevolume,easytomanageandshielding.
④powerful,applicationsarebroad.Currently,CPLD/FPGAtoselectalargerange,accordingtodifferentapplicationsusedifferentcapacitychips,suchasLattice'sispLSIandAMD'sMACH,thesmallestchipforthe1000equivalentlogicgates,thelargestofseveralone
hundredthousand.ALTERAandXILINXgateintroducedmillionsofCPLD/FPGAcanachievealmostanyformofdigitalcircuitsordigitalsystemsdesign.Withthewideapplicationofsuchdevicesandthecostdroppedsignificantly,andthemarketrateincrease,CPLD/FPGAinthesystemrateisalmostequaltothedirectapplicationofASICdevelopment.
⑤easytouse,developconvenient.ThedesignofSCMexpertsinapplicationsystemisverysimple.However,forbeginners,suchastheCPU'swork,manyoftheusageofspecialregisters,interruptconcepts,etc.,reallyisnotaneasytask.Incontrast,CPLD/FPGA
applicationdoesnotrequiretoomuchpreparationtolearntheknowledge,aslongasalittlebitofdesignofdigitalcircuitsandcomputersoftwarebasics,youcanintheshorttermtohandlebasicdesignanddevelopmentskills.Andinturn,tolearntouseSCM,itappearedhundredsoftimesmore.Thisisundoubtedlyhighforustoprovideashortcuttolearning,standingontheshouldersofgiants,ofcoursefastertobesuccessful.Itcanbepredicted,thestudyofEDAtechnologyboomandtheCPLD/FPGAapplicationboomneverinferiortoboomoverthepast10years,singlechip.
⑥shortdevelopmentcycle.EDAsoftwarefeaturesasthecorrespondingsoundandpowerful,convenientandreal-timesimulationcapabilities,andintuitiveimageofthedevelopmentprocess,andthehardwarefactorsinvolvedverylittle,itcanbeverycomplicatedin
averyshorttimethesystemdesign,whichistheproducttomarketquicklythemostvaluablefeatures.SomeEDAexpertspredict,thefutureofl
- 配套讲稿:
如PPT文件的首页显示word图标,表示该PPT已包含配套word讲稿。双击word图标可打开word文档。
- 特殊限制:
部分文档作品中含有的国旗、国徽等图片,仅作为作品整体效果示例展示,禁止商用。设计者仅对作品中独创性部分享有著作权。
- 关 键 词:
- 毕业设计论文 外文文献翻译 中英文对照 自动化相关 可编程逻辑控件CPLDFPGA 毕业设计 论文 外文 文献 翻译 中英文 对照 自动化 相关 可编程 逻辑 控件 CPLD FPGA